FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-30 02:32:53 +08:00
Code Issues Projects Releases Wiki Activity
739 Commits 7 Branches 1 Tag
Commit Graph

4 Commits

Author SHA1 Message Date
Andreas Olofsson
3708417934 Reuse refactoring 
-Made AW primary parameter to make reuse possible with other design
-Insert TARGET_SIM ifdef to make design synthesizable
 2015-12-17 12:34:32 -05:00
Andreas Olofsson
e47fd56a21 Bulk edits (clean up later) 2015-11-06 07:03:28 -05:00
Andreas Olofsson
22714f3d9d Adding new emesh format files 
* Adding an improved monitor file
* Adding mesh interface (avoids crud logic at top level)
* A emesh packet memory module
 2015-11-02 16:14:08 -05:00
Andreas Olofsson
bba7511f15 Fixing syntax errors caught in synthesis 2015-05-06 12:27:13 -04:00