FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-30 02:32:53 +08:00
Code Issues Projects Releases Wiki Activity
1,009 Commits 7 Branches 1 Tag
Commit Graph

9 Commits

Author SHA1 Message Date
Andreas Olofsson
e619bf9ef1 Making fifo safer 
-Blocking reads when fifo is empty
-Blocking writes when fifo is full
 2016-03-09 21:10:11 -05:00
Andreas Olofsson
21ac7b690d Adding rd_counter to sync fifo interface 2016-01-20 10:50:00 -05:00
Andreas Olofsson
b26255dfb5 Fixing weird clog2 error in Vivado 
-I guess you can't use built in function with localparam?
 2016-01-19 14:07:04 -05:00
Andreas Olofsson
a270ade1cd Cleaning up FIFO interfaces 
-making sync/async interfaces more uniform
-removing valid signal, useless...
-preparing for count output
 2016-01-19 13:28:47 -05:00
Andreas Olofsson
26a1304405 Fixing silly compiler errors 2016-01-17 21:15:28 -05:00
Andreas Olofsson
d1062fbff8 Changing dp memory interface in calling module 2016-01-11 17:34:35 -05:00
Andreas Olofsson
ec627556f7 Fixing basic FIFO bug 
- count was not fully reset...
- adding parameter values to memory instance
 2015-12-10 19:32:15 -05:00
Andreas Olofsson
22976b781d Adding count/almost full to fifo 2015-12-08 21:10:17 -05:00
Andreas Olofsson
7b8460b145 Fixing up issues with database reorg 
- Not sure where the prog_full issue popped up from. (sign of disorganized databsae)
-
 2015-11-30 15:07:28 -05:00