FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-17 20:02:53 +08:00
Code Issues Projects Releases Wiki Activity
oh/asiclib
History
aolofsson 289024fd89 Flattening directory tree (again) 
- Creating an arbitrary 'src' directory really doesn't help much...
- Goal is to make each folder self contained
- Make meta repos and individual repos have the same directory structure
2022-06-21 14:48:48 -04:00
..
hdl
Flattening directory tree (again)
2022-06-21 14:48:48 -04:00
README.md
Flattening directory tree (again)
2022-06-21 14:48:48 -04:00

README.md

ASICLIB

  • ASICLIB is a library of low level asic cells hard-coded to a specific PDK.
  • The hdl/*.v files represent the golden model for the library. A hard coded implementation must implement the logical functionality exactly.
  • The library is meant to be linked in at compile time based on the foundry being targeted.
  • The cells do not have any dependancies.