FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-17 20:02:53 +08:00
Code Issues Projects Releases Wiki Activity
oh/parallella/fpga
History
aolofsson 289024fd89 Flattening directory tree (again) 
- Creating an arbitrary 'src' directory really doesn't help much...
- Goal is to make each folder self contained
- Make meta repos and individual repos have the same directory structure
2022-06-21 14:48:48 -04:00
..
headless_e16_z7010
Flattening directory tree (again)
2022-06-21 14:48:48 -04:00
headless_e16_z7020
Flattening directory tree (again)
2022-06-21 14:48:48 -04:00
parallella_accelerator
Flattening directory tree (again)
2022-06-21 14:48:48 -04:00
parallella_base
Flattening directory tree (again)
2022-06-21 14:48:48 -04:00
sdr_fmcomms
Flattening directory tree (again)
2022-06-21 14:48:48 -04:00
headless_e16_z7010-vs-z7020.diff
Flattening directory tree (again)
2022-06-21 14:48:48 -04:00
Makefile
Flattening directory tree (again)
2022-06-21 14:48:48 -04:00
parallella_7020_io.xdc
Flattening directory tree (again)
2022-06-21 14:48:48 -04:00
parallella_io.xdc
Flattening directory tree (again)
2022-06-21 14:48:48 -04:00
parallella_timing.xdc
Flattening directory tree (again)
2022-06-21 14:48:48 -04:00
README.md
Flattening directory tree (again)
2022-06-21 14:48:48 -04:00

README.md

P1600: 7010 + 0 GPIO P1601: 7010 + 24 GPIO P1602: 7020 + 48 GPIO A101010: 7010 + 0 GPIO A101020: 7010 + 24 GPIO A101040: 7020 + 48 GPIO

parallella_headless.tcl --product number as argument parallella_display.tcl parallella_sdr.tcl

EDITING SYSTEM>BD IN GUI (ONE TIME..)

  1. create ports
  2. connect wires
  3. run connection automation
  4. create memory map
  5. validate_bd_design
  6. write_bd_tcl ./system_bd.tcl

DESIGN LOOP

  1. Make verilog change..
  2. cd parallella_base; ./build.sh
  3. cd ../headless;; ./build.sh
  4. profit