FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-17 20:02:53 +08:00
Code Issues Projects Releases Wiki Activity
oh/stdlib/testbench/timescale.v
Andreas.Olofsson 19f278ddb3 Changing name dv to testbench 
-Clarity...
2022-06-22 11:12:51 -04:00

2 lines
19 B
Verilog
Raw Permalink Blame History

`timescale 1ns/1ps
Reference in New Issue View Git Blame Copy Permalink