1
0
mirror of https://github.com/aolofsson/oh.git synced 2025-02-07 06:44:09 +08:00
Ola Jeppsson 755904486e parallella/fpga: Rename headless to headless_e16_z7020
Modify build script to output:
parallella_e16_headless_gpiose_7020.bit.bin

This is the same naming convention used by the old elink code.

Signed-off-by: Ola Jeppsson <ola@adapteva.com>
2016-03-11 16:31:18 +01:00

13 lines
306 B
Tcl

#STEP1: DEFINE KEY PARAMETERS
source ./system_params.tcl
#STEP2: CREATE PROJECT AND READ IN FILES
source ../../../common/fpga/system_init.tcl
#STEP 3 (OPTIONAL): EDIT system.bd in VIVADO gui, then go to STEP 4.
##...
#STEP 4: SYNTEHSIZE AND CREATE BITSTRAM
source ../../../common/fpga/system_build.tcl