FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-30 02:32:53 +08:00
Code Issues Projects Releases Wiki Activity
oh/common/dv
History
Andreas Olofsson d9f18e7b58 DV cleanup 
-removing all redundant build files, there must be only one...
2016-03-08 21:23:02 -05:00
..
tests
New "dut files"
2016-02-24 14:19:57 -05:00
cfg_random.v
New "dut files"
2016-02-24 14:19:57 -05:00
dut_clockdiv.v
New "dut files"
2016-02-24 14:19:57 -05:00
dut_debouncer.v
New "dut files"
2016-02-24 14:19:57 -05:00
dut_fifo_generic.v
New "dut files"
2016-02-24 14:19:57 -05:00
dut_gray.v
New "dut files"
2016-02-24 14:19:57 -05:00
dv_ctrl.v
Reorg
2016-02-26 19:08:40 -05:00
dv_driver.v
Adding 2nd clock to interface
2016-02-24 14:23:30 -05:00
dv_random.v
Moving to MIT license
2015-11-06 11:25:05 -05:00
dv_top.v
Removed autoinst for dut.v
2016-03-08 19:36:44 -05:00
libs.cmd
Renamed C2C to MIO
2016-02-26 22:51:35 -05:00
oh.gtkw
Reorg/cleanup
2016-03-08 19:37:42 -05:00
README.md
New "dut files"
2016-02-24 14:19:57 -05:00
run.sh
Adding "SEED" as basic parameter
2016-02-24 14:21:04 -05:00
stimulus.v
Changing emesh stimulus suffix ti "*.emf"
2016-01-10 11:57:38 -05:00
timescale.v
Adding missing files
2015-11-03 14:16:50 -05:00

README.md

What defines are used

iverilog -g2005 -DTARGET_SIM=1 $cfg $core.v $DV -f $LIBS -o $core.bin

How to compile all duts?

The script "build_all.sh" builds all dut files in this directory with random

./build_all.sh