mirror of
https://github.com/aolofsson/oh.git
synced 2025-02-07 06:44:09 +08:00
15 lines
199 B
Verilog
15 lines
199 B
Verilog
|
|
module OBUFT (O, I, T);
|
|
|
|
parameter CAPACITANCE = "DONT_CARE";
|
|
parameter integer DRIVE = 12;
|
|
parameter IOSTANDARD = "DEFAULT";
|
|
|
|
|
|
output O;
|
|
input I, T;
|
|
|
|
|
|
endmodule
|
|
|