mirror of
https://github.com/aolofsson/oh.git
synced 2025-01-30 02:32:53 +08:00
0fc4b6188a
- added lint script using verilator - adding verilator filter commands for fifo behavioral - Longer pushbacks in ememory
This folder contains basic Xilinx verilog primitives
All primitives should be written in "synthesizable" code that can be simulated in Verilator and which should work correctly when synthesized.