mirror of
https://github.com/aolofsson/oh.git
synced 2025-01-17 20:02:53 +08:00
24 lines
562 B
Verilog
24 lines
562 B
Verilog
module IOBUFDS_DIFF_OUT_INTERMDISABLE (O, OB, IO, IOB, I, IBUFDISABLE, INTERMDISABLE, TM, TS);
|
|
|
|
parameter DIFF_TERM = "FALSE";
|
|
parameter DQS_BIAS = "FALSE";
|
|
parameter IBUF_LOW_PWR = "TRUE";
|
|
parameter IOSTANDARD = "DEFAULT";
|
|
parameter SIM_DEVICE = "7SERIES";
|
|
parameter USE_IBUFDISABLE = "TRUE";
|
|
`ifdef XIL_TIMING
|
|
parameter LOC = "UNPLACED";
|
|
`endif // `ifdef XIL_TIMING
|
|
|
|
output O;
|
|
output OB;
|
|
inout IO;
|
|
inout IOB;
|
|
input I;
|
|
input IBUFDISABLE;
|
|
input INTERMDISABLE;
|
|
input TM;
|
|
input TS;
|
|
|
|
endmodule
|