mirror of
https://github.com/aolofsson/oh.git
synced 2025-01-17 20:02:53 +08:00
19 lines
321 B
Verilog
19 lines
321 B
Verilog
/*An empty IDELAYCTRL model*/
|
|
module IDELAYCTRL (/*AUTOARG*/
|
|
// Outputs
|
|
RDY,
|
|
// Inputs
|
|
REFCLK, RST
|
|
);
|
|
|
|
output RDY; //goes high when delay has been calibrated
|
|
input REFCLK; //reference clock for setting tap delay
|
|
input RST; //reset pulse for setting
|
|
|
|
endmodule // IDELAYCTRL
|
|
|
|
|
|
|
|
|
|
|