FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-30 02:32:53 +08:00
Code Issues Projects Releases Wiki Activity
oh/chip/common/synthesis/08_check_design.tcl
Andreas Olofsson 14c8f6b173 Adding synthesis wrapper files
2016-02-16 08:05:58 -05:00

2 lines
44 B
Tcl
Raw Blame History

source ../$VENDOR/$TOOL/01_check_design.tcl
Reference in New Issue View Git Blame Copy Permalink