FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-17 20:02:53 +08:00
Code Issues Projects Releases Wiki Activity
oh/common/dv
History
Andreas.Olofsson 1bd7c552fb Adding basic tesbench for stimulus function 
-testing the tester
2020-02-03 13:19:21 -05:00
..
tests
Changing hierarchy to promote blocks
2020-01-28 18:12:57 -05:00
cfg_random.v
Changing hierarchy to promote blocks
2020-01-28 18:12:57 -05:00
dut_clockdiv.v
Changing hierarchy to promote blocks
2020-01-28 18:12:57 -05:00
dut_debouncer.v
Changing hierarchy to promote blocks
2020-01-28 18:12:57 -05:00
dut_fifo_generic.v
Changing hierarchy to promote blocks
2020-01-28 18:12:57 -05:00
dut_gray.v
Changing hierarchy to promote blocks
2020-01-28 18:12:57 -05:00
dut_template.v
Changing hierarchy to promote blocks
2020-01-28 18:12:57 -05:00
dv_ctrl.v
Changing hierarchy to promote blocks
2020-01-28 18:12:57 -05:00
dv_driver.v
Changing hierarchy to promote blocks
2020-01-28 18:12:57 -05:00
dv_random.v
Changing hierarchy to promote blocks
2020-01-28 18:12:57 -05:00
dv_stimulus.v
Adding basic tesbench for stimulus function
2020-02-03 13:19:21 -05:00
dv_top.v
Changing hierarchy to promote blocks
2020-01-28 18:12:57 -05:00
firmware_example.hex
Adding firmware example for readmemh
2020-02-03 13:16:37 -05:00
libs.cmd
Adding include directorys to lib.cmd
2020-02-01 09:07:47 -05:00
oh.gtkw
Changing hierarchy to promote blocks
2020-01-28 18:12:57 -05:00
README.md
Changing hierarchy to promote blocks
2020-01-28 18:12:57 -05:00
run.sh
Changing hierarchy to promote blocks
2020-01-28 18:12:57 -05:00
stimulus.v
Stimulus write port written
2020-02-02 23:11:29 -05:00
timescale.v
Changing hierarchy to promote blocks
2020-01-28 18:12:57 -05:00

README.md

What defines are used

iverilog -g2005 -DTARGET_SIM=1 $cfg $core.v $DV -f $LIBS -o $core.bin

How to compile all duts?

The script "build_all.sh" builds all dut files in this directory with random

./build_all.sh