mirror of
https://github.com/aolofsson/oh.git
synced 2025-01-17 20:02:53 +08:00
1d5b967a7f
NOTE: Depends on CLKIN machting parameter in model! For example, if clkin=100MHZ, period parameter must be 10
This folder contains basic Xilinx verilog primitives
All primitives should be written in "synthesizable" code that can be simulated in Verilator and which should work correctly when synthesized.