mirror of
https://github.com/aolofsson/oh.git
synced 2025-01-30 02:32:53 +08:00
16 lines
268 B
Verilog
16 lines
268 B
Verilog
|
|
module OBUFT (O, I, T);
|
|
|
|
parameter CAPACITANCE = "DONT_CARE";
|
|
parameter integer DRIVE = 12;
|
|
parameter IOSTANDARD = "DEFAULT";
|
|
parameter SLEW = "FAST";
|
|
|
|
output O;
|
|
input I, T;
|
|
|
|
assign O = T ? 1'bz : I;
|
|
|
|
endmodule
|
|
|