mirror of
https://github.com/aolofsson/oh.git
synced 2025-01-30 02:32:53 +08:00
1ebe74d285
-various bringup bug fixes -name simplication -now works in simulation
13 lines
318 B
Systemverilog
13 lines
318 B
Systemverilog
//64 bit registers, maps to addr[7:3]
|
|
`ifndef GPIO_REGMAP_VH_
|
|
`define GPIO_REGMAP_VH_
|
|
`define GPIO_OEN 6'h0
|
|
`define GPIO_OUT 6'h1
|
|
`define GPIO_IEN 6'h2
|
|
`define GPIO_IN 6'h3
|
|
`define GPIO_OUTAND 6'h4
|
|
`define GPIO_OUTORR 6'h5
|
|
`define GPIO_OUTXOR 6'h6
|
|
`define GPIO_IMASK 6'h7
|
|
`endif
|