1
0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-30 02:32:53 +08:00
oh/parallella/fpga/sdr_fmcomms/system_params.tcl
Andreas Olofsson bb084f1670 Adding skeleton for adi sdr design
Now need to integrate elink in this
2015-11-11 00:42:14 -05:00

24 lines
442 B
Tcl

#Design name ("system" recommended)
set design system
#Project directory ("." recommended)
set projdir ./
#Device name
set partname "xc7z020clg400-1"
#Paths to all IP blocks to use in Vivado "system.bd"
set ip_repos [list "../parallella_base"]
#All source files
set hdl_files []
#All constraints files
set constraints_files [list \
../parallella_timing.xdc \
../parallella_io.xdc \
../parallella_7020_io.xdc \
]