1
0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-30 02:32:53 +08:00
oh/asiclib/hdl/asic_sdffrq.v
aolofsson 289024fd89 Flattening directory tree (again)
- Creating an arbitrary 'src' directory really doesn't help much...
- Goal is to make each folder self contained
- Make meta repos and individual repos have the same directory structure
2022-06-21 14:48:48 -04:00

25 lines
863 B
Verilog

//#############################################################################
//# Function: Positive edge-triggered static D-type flop-flop with async #
//# active low reset and scan input #
//# #
//# Copyright: OH Project Authors. All rights Reserved. #
//# License: MIT (see LICENSE file in OH repository) #
//#############################################################################
module asic_sdffrq #(parameter PROP = "DEFAULT") (
input d,
input si,
input se,
input clk,
input nreset,
output reg q
);
always @ (posedge clk or negedge nreset)
if(!nreset)
q <= 1'b0;
else
q <= se ? si : d;
endmodule