mirror of
https://github.com/aolofsson/oh.git
synced 2025-01-17 20:02:53 +08:00
a68bba1572
- Removed the cfgif block, too confusing. There is a good lesson here. Probably the n'th time I that I have been overzealous about reuse. When you end up adding a parameter to a block that duplicates the logic 2X it's always better to create two separate blocks... - Changed the register access interface to packet format - Change the priority on the etx_arbiter to pick read responses first - Removed redundant signals - Took away the read resonse bypass on remap in tx for now.. - Removed defparams (convention) - Unified wait signal on tx - Fixed cfg wait -
62 lines
2.0 KiB
Verilog
62 lines
2.0 KiB
Verilog
`ifndef ELINK_REGMAP_V_
|
|
`define ELINK_REGMAP_V_
|
|
|
|
//MEMORY MAP
|
|
|
|
//[31:20] = LINKID
|
|
//[19:16] = GROUP SELECT
|
|
//[15] = MMU SELECT (for RX/TX)
|
|
//[14:11] = USED BY MMU ONLY
|
|
//[10:8] = register group
|
|
//[7:2] = REGISTER ADDRESS (0..63)
|
|
//[1:0] = IGNORED (no byte access)
|
|
|
|
//Link register groups addr[19:16]
|
|
`define EGROUP_MMR 4'hF // reserved for registers
|
|
`define EGROUP_MMU 4'hE // MMU RX([15]==1), TX([15]==0)
|
|
`define EGROUP_RR 4'hD // read response block
|
|
|
|
//Register blocks[10:8]
|
|
`define EGROUP_TX 3'd2 //0200
|
|
`define EGROUP_RX 3'd3 //0300
|
|
`define EGROUP_DMA 3'd5 //0500
|
|
|
|
//ETX-REGS
|
|
`define E_RESET 6'd0 //F0200-reset
|
|
`define E_CLK 6'd1 //F0204-clock configuration
|
|
`define E_CHIPID 6'd2 //F0208-Epiphany chip id for colid/rowid pins
|
|
`define E_VERSION 6'd3 //F020C-version #
|
|
`define ETX_CFG 6'd4 //F0210-config
|
|
`define ETX_STATUS 6'd5 //F0214-tx status
|
|
`define ETX_GPIO 6'd6 //F0218-direct data for tx pins
|
|
`define ETX_MONITOR 6'd7 //F021C-transaction monitor
|
|
`define ETX_PACKET 6'd8 //F0220-outgoing packet sampler
|
|
|
|
//ERX-REGS
|
|
`define ERX_CFG 6'd0 //F0300-config
|
|
`define ERX_STATUS 6'd1 //F0304-status register
|
|
`define ERX_GPIO 6'd2 //F0308-sampled data
|
|
`define ERX_OFFSET 6'd3 //F030C-memory base for remap
|
|
`define ERX_IDELAY0 6'd4 //F0310-tap delay for d[5:0]
|
|
`define ERX_IDELAY1 6'd5 //F0314-tap delays for {frame,d[7:6]}
|
|
`define ERX_TESTDATA 6'd6 //F0318-received test data
|
|
|
|
//MAILBOX REGS
|
|
`ifndef E_MAILBOXLO
|
|
`define E_MAILBOXLO 6'd8 //F0320-reserved
|
|
`define E_MAILBOXHI 6'd9 //F0324-reserved
|
|
`define E_MAILBOXSTAT 6'd10 //F0328-reserved
|
|
`endif
|
|
|
|
//DMA (same numbering as in Epiphany, limit to 4 channels)
|
|
`define DMACFG 5'd0 //F0500/F0520
|
|
`define DMACOUNT 5'd1 //F0504/F0524
|
|
`define DMASTRIDE 5'd2 //F0508/F0528
|
|
`define DMASRCADDR 5'd3 //F050C/F052c
|
|
`define DMADSTADDR 5'd4 //F0510/F0530
|
|
`define DMAAUTO0 5'd5 //F0514/F0534
|
|
`define DMAAUTO1 5'd6 //F0518/F0538
|
|
`define DMASTATUS 5'd7 //F051C/F053c
|
|
|
|
`endif
|