mirror of
https://github.com/aolofsson/oh.git
synced 2025-01-30 02:32:53 +08:00
28 lines
485 B
Verilog
28 lines
485 B
Verilog
module fifo_103x16(/*AUTOARG*/
|
|
// Outputs
|
|
dout, empty, full, prog_full,
|
|
// Inputs
|
|
din, rd_clk, rd_en, rst, wr_clk, wr_en
|
|
);
|
|
|
|
input [102:0] din;
|
|
output [102:0] dout;
|
|
output empty;
|
|
output full;
|
|
output prog_full;
|
|
input rd_clk;
|
|
input rd_en;
|
|
input rst;
|
|
input wr_clk;
|
|
input wr_en;
|
|
|
|
assign dout = 103'b0;
|
|
assign empty = 1'b0;
|
|
assign full = 1'b0;
|
|
assign prog_full = 1'b0;
|
|
|
|
|
|
endmodule // fifo_103x16
|
|
|
|
|
|
|