mirror of
https://github.com/aolofsson/oh.git
synced 2025-01-17 20:02:53 +08:00
ebc011b1c7
-work in progress -compiles and read/write to some registers work
20 lines
450 B
Verilog
20 lines
450 B
Verilog
`ifndef GPIO_REGMAP_V_
|
|
`define GPIO_REGMAP_V_
|
|
|
|
`define GPIO_ODATA 6'h0
|
|
`define GPIO_ODATAAND 6'h1
|
|
`define GPIO_ODATAORR 6'h2
|
|
`define GPIO_ODATAXOR 6'h3
|
|
`define GPIO_OEN 6'h4
|
|
`define GPIO_IDATA 6'h5
|
|
`define GPIO_ITYPE 6'h6
|
|
`define GPIO_IPOL 6'h7
|
|
`define GPIO_IMASK 6'h8
|
|
`define GPIO_IMASKAND 6'h9
|
|
`define GPIO_IMASKORR 6'h10
|
|
`define GPIO_ILAT 6'h11
|
|
`define GPIO_ILATAND 6'h12
|
|
|
|
`endif
|
|
|