mirror of
https://github.com/aolofsson/oh.git
synced 2025-01-17 20:02:53 +08:00
cf4aa62027
Use IRQ_F2P for interrupts, this is what other designs seem to do. Use interrupt pin 11 (maps to IRQ=87 devicetree-IRQ=55 (87-32)). Disable CORE0_FIQ_INTR as we no longer use it. Add concat ip, apparently needed: http://www.xilinx.com/support/answers/58942.html Add constant_zero, and constant_one outputs to parallella_base module. Tie all unused (by PL) interrupts on the F2P port to 0. Signed-off-by: Ola Jeppsson <ola@adapteva.com>