mirror of
https://github.com/aolofsson/oh.git
synced 2025-01-17 20:02:53 +08:00
197 B
197 B
This folder contains basic Xilinx verilog primitives
All primitives should be written in "synthesizable" code that can be simulated in Verilator and which should work correctly when synthesized.