FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-02-07 06:44:09 +08:00
Code Issues Projects Releases Wiki Activity
oh/chip/synthesis/02_read_design.tcl
Andreas Olofsson c8af4a257b Returning to 10 step processs 
-empty scripts compiles..good start
-this is starting to feel solid
2016-02-16 12:40:10 -05:00

3 lines
62 B
Tcl
Raw Blame History

source $env(EDA_HOME)/$OH_VENDOR/$OH_TOOL/02_read_design.tcl
Reference in New Issue View Git Blame Copy Permalink