1
0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-30 02:32:53 +08:00
oh/stdlib/rtl/oh_isobufhi.v
Andreas.Olofsson e631bfe3f1 Fixing naming error
-The directory should contain rtl only.
-HDL is too broad a term
2022-06-22 11:04:54 -04:00

33 lines
1.1 KiB
Verilog

//#############################################################################
//# Function: Isolation buffer (high) for multi supply domains #
//#############################################################################
//# Author: Andreas Olofsson #
//# License: MIT (see LICENSE file in OH! repository) #
//#############################################################################
module oh_isobufhi
#(parameter N = 1, // width of data inputs
parameter SYN = "TRUE", // true=synthesizable
parameter TYPE = "DEFAULT" // scell type/size
)
(
input iso,// active low isolation signal
input [N-1:0] in, // input signal
output [N-1:0] out // out = iso | in
);
generate
if(SYN == "TRUE") begin
assign out[N-1:0] = {(N){iso}} | in[N-1:0];
end
else begin
genvar i;
for (i=0;i<N;i=i+1) begin
asic_isobufhi #(.TYPE(TYPE))
asic_isobufhi (.iso(iso),
.in(in[i]),
.out(out[i]));
end
end
endgenerate
endmodule