1
0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-17 20:02:53 +08:00
oh/stdlib/testbench
Andreas.Olofsson 19f278ddb3 Changing name dv to testbench
-Clarity...
2022-06-22 11:12:51 -04:00
..
2022-06-22 11:12:51 -04:00
2022-06-22 11:12:51 -04:00
2022-06-22 11:12:51 -04:00
2022-06-22 11:12:51 -04:00
2022-06-22 11:12:51 -04:00
2022-06-22 11:12:51 -04:00
2022-06-22 11:12:51 -04:00
2022-06-22 11:12:51 -04:00
2022-06-22 11:12:51 -04:00
2022-06-22 11:12:51 -04:00
2022-06-22 11:12:51 -04:00
2022-06-22 11:12:51 -04:00
2022-06-22 11:12:51 -04:00
2022-06-22 11:12:51 -04:00
2022-06-22 11:12:51 -04:00
2022-06-22 11:12:51 -04:00
2022-06-22 11:12:51 -04:00
2022-06-22 11:12:51 -04:00
2022-06-22 11:12:51 -04:00
2022-06-22 11:12:51 -04:00
2022-06-22 11:12:51 -04:00
2022-06-22 11:12:51 -04:00

What defines are used

iverilog -g2005 -DTARGET_SIM=1 $cfg $core.v $DV -f $LIBS -o $core.bin

How to compile all duts?

The script "build_all.sh" builds all dut files in this directory with random

./build_all.sh