1
0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-17 20:02:53 +08:00
oh/stdlib/testbench/cfg_random.v
Andreas.Olofsson 19f278ddb3 Changing name dv to testbench
-Clarity...
2022-06-22 11:12:51 -04:00

3 lines
50 B
Verilog

`define CFG_RANDOM 1
`define CFG_TARGET "GENERIC"