mirror of
https://github.com/aolofsson/oh.git
synced 2025-01-30 02:32:53 +08:00
9e41b55f22
-Can be used to select between different cells (like sizes) that have the exact same logical function
17 lines
545 B
Verilog
17 lines
545 B
Verilog
//#############################################################################
|
|
//# Function: 3-Input And Gate #
|
|
//# Copyright: OH Project Authors. ALl rights Reserved. #
|
|
//# License: MIT (see LICENSE file in OH repository) #
|
|
//#############################################################################
|
|
|
|
module asic_and3 #(parameter PROP = "DEFAULT") (
|
|
input a,
|
|
input b,
|
|
input c,
|
|
output z
|
|
);
|
|
|
|
assign z = a & b & c;
|
|
|
|
endmodule
|