mirror of
https://github.com/aolofsson/oh.git
synced 2025-02-07 06:44:09 +08:00
9e41b55f22
-Can be used to select between different cells (like sizes) that have the exact same logical function
20 lines
612 B
Verilog
20 lines
612 B
Verilog
//#############################################################################
|
|
//# Function: And-Or (ao33) Gate #
|
|
//# Copyright: OH Project Authors. ALl rights Reserved. #
|
|
//# License: MIT (see LICENSE file in OH repository) #
|
|
//#############################################################################
|
|
|
|
module asic_ao33 #(parameter PROP = "DEFAULT") (
|
|
input a0,
|
|
input a1,
|
|
input a2,
|
|
input b0,
|
|
input b1,
|
|
input b2,
|
|
output z
|
|
);
|
|
|
|
assign z = (a0 & a1 & a2) | (b0 & b1 & b2);
|
|
|
|
endmodule
|