1
0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-17 20:02:53 +08:00
oh/parallella/fpga/headless/system_params.tcl
Andreas Olofsson 63bf5d25a4 Moving to active low reset
- Because this is the right thing to do for chips
- Not going to tell you why...
2015-11-06 16:51:57 -05:00

24 lines
442 B
Tcl

#Design name ("system" recommended)
set design system
#Project directory ("." recommended)
set projdir ./
#Device name
set partname "xc7z020clg400-1"
#Paths to all IP blocks to use in Vivado "system.bd"
set ip_repos [list "../parallella_base"]
#All source files
set hdl_files []
#All constraints files
set constraints_files [list \
../parallella_timing.xdc \
../parallella_io.xdc \
../parallella_7020_io.xdc \
]