mirror of
https://github.com/aolofsson/oh.git
synced 2025-02-07 06:44:09 +08:00
21 lines
599 B
Verilog
21 lines
599 B
Verilog
//#############################################################################
|
|
//# Function: And-Or-Inverter (aoi222) Gate #
|
|
//# Copyright: OH Project Authors. ALl rights Reserved. #
|
|
//# License: MIT (see LICENSE file in OH repository) #
|
|
//#############################################################################
|
|
|
|
module asic_aoi222
|
|
(
|
|
input a0,
|
|
input a1,
|
|
input b0,
|
|
input b1,
|
|
input c0,
|
|
input c1,
|
|
output z
|
|
);
|
|
|
|
assign z = ~((a0 & a1) | (b0 & b1) | (c0 & c1));
|
|
|
|
endmodule
|