aolofsson 4819599f00 Fixing interface as 20 bits, fits with Epiphany architecture. ...

Very unlikely to EVER change, so hard coding.

2014-11-06 12:17:09 -05:00

axi/hdl

Fixing interface as 20 bits, fits with Epiphany architecture.

2014-11-06 12:17:09 -05:00

clocks/hdl

Reorganizing structure to be IP centric

2014-11-05 14:31:05 -05:00

common/hdl

Reorganizing structure to be IP centric

2014-11-05 14:31:05 -05:00

ecfg

Create combined reset (hw+sw)

2014-11-06 11:52:38 -05:00

elink/hdl

Basic interfaces..still need to add the axi signals and fill in the content

2014-11-06 12:16:09 -05:00

embox

Adding readback indicator for AXI slave mux

2014-11-06 12:14:49 -05:00

emmu

Adding run.sh files for simulation

2014-11-05 20:00:57 -05:00

emon

Adding readback indicator for slave axi mux

2014-11-06 12:15:19 -05:00

fifos/hdl

Reorganizing structure to be IP centric

2014-11-05 14:31:05 -05:00

gpio/hdl

Reorganizing structure to be IP centric

2014-11-05 14:31:05 -05:00

memory/hdl

Reorganizing structure to be IP centric

2014-11-05 14:31:05 -05:00

Description

No description provided

MIT 43 MiB

Languages

Verilog 81.1%

Tcl 10.7%

C 5.6%

Shell 0.8%

Python 0.6%

Other 1.2%