mirror of
https://github.com/aolofsson/oh.git
synced 2025-01-17 20:02:53 +08:00
19 lines
390 B
Verilog
19 lines
390 B
Verilog
|
|
module IBUF_INTERMDISABLE (O, I, IBUFDISABLE, INTERMDISABLE);
|
|
|
|
parameter IBUF_LOW_PWR = "TRUE";
|
|
parameter IOSTANDARD = "DEFAULT";
|
|
parameter SIM_DEVICE = "7SERIES";
|
|
parameter USE_IBUFDISABLE = "TRUE";
|
|
`ifdef XIL_TIMING
|
|
parameter LOC = "UNPLACED";
|
|
`endif // `ifdef XIL_TIMING
|
|
|
|
output O;
|
|
|
|
input I;
|
|
input IBUFDISABLE;
|
|
input INTERMDISABLE;
|
|
|
|
endmodule
|