FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-21 22:12:54 +08:00
Code Issues Projects Releases Wiki Activity
oh/erx
History
aolofsson 4f51cc342d Adding new verilog modules for receiver and transmitter 
-moving away from Vivado block editor
-creating a "clean" split between RX and TX
2014-12-14 17:18:53 -05:00
..
hdl
Adding new verilog modules for receiver and transmitter
2014-12-14 17:18:53 -05:00