FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-17 20:02:53 +08:00
Code Issues Projects Releases Wiki Activity
oh/stdcells/hdl
History
aolofsson d0dab83075 Merging rtl and switch models in one verilog file
2021-05-25 19:27:00 -04:00
..
oh_and2.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_and3.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_and4.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_ao21.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_ao22.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_ao31.v
Adding batch of oa/ao cells
2021-05-24 20:26:05 -04:00
oh_ao32.v
Adding batch of oa/ao cells
2021-05-24 20:26:05 -04:00
oh_ao33.v
Adding batch of oa/ao cells
2021-05-24 20:26:05 -04:00
oh_ao211.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_ao221.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_ao222.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_ao311.v
Adding batch of oa/ao cells
2021-05-24 20:26:05 -04:00
oh_aoi21.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_aoi22.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_aoi31.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_aoi32.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_aoi33.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_aoi211.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_aoi221.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_aoi222.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_aoi311.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_buf.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_dffnq.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_dffq.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_dffqn.v
Adding scan cells to standard cell libs
2021-05-24 20:52:04 -04:00
oh_dffrq.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_dffrqn.v
Fixing concatentation errors
2021-05-24 20:56:48 -04:00
oh_dffsq.v
Fixing concatentation errors
2021-05-24 20:56:48 -04:00
oh_dffsqn.v
Adding scan cells to standard cell libs
2021-05-24 20:52:04 -04:00
oh_inv.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_latnq.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_latq.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_mx2.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_mx3.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_mx4.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_mxi2.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_mxi3.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_mxi4.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_nand2.sv
Merging rtl and switch models in one verilog file
2021-05-25 19:27:00 -04:00
oh_nand3.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_nand4.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_nmos.sv
Merging rtl and switch models in one verilog file
2021-05-25 19:27:00 -04:00
oh_nor2.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_nor3.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_nor4.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_oa21.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_oa22.v
Adding batch of oa/ao cells
2021-05-24 20:26:05 -04:00
oh_oa31.v
Adding batch of oa/ao cells
2021-05-24 20:26:05 -04:00
oh_oa32.v
Adding batch of oa/ao cells
2021-05-24 20:26:05 -04:00
oh_oa33.v
Adding batch of oa/ao cells
2021-05-24 20:26:05 -04:00
oh_oa211.v
Adding batch of oa/ao cells
2021-05-24 20:26:05 -04:00
oh_oa221.v
Adding batch of oa/ao cells
2021-05-24 20:26:05 -04:00
oh_oa222.v
Adding batch of oa/ao cells
2021-05-24 20:26:05 -04:00
oh_oa311.v
Adding batch of oa/ao cells
2021-05-24 20:26:05 -04:00
oh_oai21.v
Adding batch of oa/ao cells
2021-05-24 20:26:05 -04:00
oh_oai22.v
Adding batch of oa/ao cells
2021-05-24 20:26:05 -04:00
oh_oai31.v
Adding batch of oa/ao cells
2021-05-24 20:26:05 -04:00
oh_oai32.v
Adding batch of oa/ao cells
2021-05-24 20:26:05 -04:00
oh_oai33.v
Adding batch of oa/ao cells
2021-05-24 20:26:05 -04:00
oh_oai221.v
Adding batch of oa/ao cells
2021-05-24 20:26:05 -04:00
oh_oai222.v
Adding batch of oa/ao cells
2021-05-24 20:26:05 -04:00
oh_oai311.v
Adding batch of oa/ao cells
2021-05-24 20:26:05 -04:00
oh_or2.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_or3.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_or4.v
First batch of standard cells
2021-05-24 19:05:20 -04:00
oh_pmos.sv
Merging rtl and switch models in one verilog file
2021-05-25 19:27:00 -04:00
oh_sdffq.v
Adding scan cells to standard cell libs
2021-05-24 20:52:04 -04:00
oh_sdffqn.v
Adding scan cells to standard cell libs
2021-05-24 20:52:04 -04:00
oh_sdffrq.v
Adding scan cells to standard cell libs
2021-05-24 20:52:04 -04:00
oh_sdffrqn.v
Fixing concatentation errors
2021-05-24 20:56:48 -04:00
oh_sdffsq.v
Fixing concatentation errors
2021-05-24 20:56:48 -04:00
oh_sdffsqn.v
Adding scan cells to standard cell libs
2021-05-24 20:52:04 -04:00
oh_xnor2.v
Adding xor standard cell family
2021-05-24 20:30:20 -04:00
oh_xnor3.v
Adding xor standard cell family
2021-05-24 20:30:20 -04:00
oh_xnor4.v
Adding xor standard cell family
2021-05-24 20:30:20 -04:00
oh_xor2.v
Adding xor standard cell family
2021-05-24 20:30:20 -04:00
oh_xor3.v
Adding xor standard cell family
2021-05-24 20:30:20 -04:00
oh_xor4.v
Adding xor standard cell family
2021-05-24 20:30:20 -04:00