mirror of
https://github.com/aolofsson/oh.git
synced 2025-01-17 20:02:53 +08:00
19 lines
639 B
Verilog
19 lines
639 B
Verilog
//#############################################################################
|
|
//# Function: Or-And (oa22) Gate #
|
|
//# Copyright: OH Project Authors. ALl rights Reserved. #
|
|
//# License: MIT (see LICENSE file in OH repository) #
|
|
//#############################################################################
|
|
|
|
module oh_oa22 #(parameter DW = 1 ) // array width
|
|
(
|
|
input [DW-1:0] a0,
|
|
input [DW-1:0] a1,
|
|
input [DW-1:0] b0,
|
|
input [DW-1:0] b1,
|
|
output [DW-1:0] z
|
|
);
|
|
|
|
assign z = (a0 | a1) & (b0 | b1);
|
|
|
|
endmodule
|