This website requires JavaScript.
Explore
Help
Sign In
FPGA
/
oh
Watch
1
Star
0
Fork
0
You've already forked oh
mirror of
https://github.com/aolofsson/oh.git
synced
2025-01-17 20:02:53 +08:00
Code
Issues
Projects
Releases
Wiki
Activity
oh
/
etx
/
hdl
History
aolofsson
f281bf9e5d
Fixed renaming bug in e_tx_ack signal. (thanks verilator)
2014-12-15 15:28:33 -05:00
..
etx_arbiter.v
Fixed renaming bug in e_tx_ack signal. (thanks verilator)
2014-12-15 15:28:33 -05:00
etx_io.v
Adding new verilog modules for receiver and transmitter
2014-12-14 17:18:53 -05:00
etx_protocol.v
Adding new verilog modules for receiver and transmitter
2014-12-14 17:18:53 -05:00
etx.v
Verious silly compilation fixes, nothing to see here..
2014-12-14 22:24:16 -05:00