mirror of
https://github.com/aolofsson/oh.git
synced 2025-01-17 20:02:53 +08:00
Andreas Olofsson
5bd5d1ff54
Man that's a lot of yak shaving....
-added register read/write properly -removed redundant wrapper layers in maxi/saxi -changed over to "emesh" interface from packet 103 bit data -cleaned up maxi -cleaned up saxi -removed redundant signals in elink interface (user,lock,..) -added wrapper to fifo (to carry emesh interface through) Now comes the fun part of testing
##DIRECTORY STRUCTURE
- elink: Top level elink block
- axi: Master and slave interface for elink
- common: Various reusable blocks
- eclock: Drives all clocks for elink and epiphany
- ecfg: Configuration register file for the elink
- gpio: GPIO block
- i2c: I2C wrapper
- etx: The elink transmitter logic
- erx: The elink receiver logic
- memory: Memory wrappers
- emmu: Memory management unit
- embox: Mailbox with interrupts
##DIRECTORY CONTENT Each block should be considered a reusabel entitity and include hdl source code as well as a basic test environment.
Languages
Verilog
81.1%
Tcl
10.7%
C
5.6%
Shell
0.8%
Python
0.6%
Other
1.2%