mirror of
https://github.com/aolofsson/oh.git
synced 2025-01-17 20:02:53 +08:00
47fa7ff23d
Goal is to create models for all of these
13 lines
136 B
Verilog
13 lines
136 B
Verilog
module BUFG (/*AUTOARG*/
|
|
// Outputs
|
|
O,
|
|
// Inputs
|
|
I
|
|
);
|
|
input I;
|
|
output O;
|
|
|
|
assign O = I;
|
|
|
|
endmodule // IBUFDS
|