mirror of
https://github.com/aolofsson/oh.git
synced 2025-01-30 02:32:53 +08:00
28 lines
607 B
Tcl
28 lines
607 B
Tcl
|
|
#Design name ("system" recommended)
|
|
set design system
|
|
|
|
#Project directory ("." recommended)
|
|
set projdir ./
|
|
|
|
#Device name
|
|
set partname "xc7z010clg400-1"
|
|
|
|
#Paths to all IP blocks to use in Vivado "system.bd"
|
|
|
|
set ip_repos [list "../parallella_base"]
|
|
|
|
#All source files
|
|
set hdl_files []
|
|
|
|
#All constraints files
|
|
set constraints_files [list \
|
|
../parallella_timing.xdc \
|
|
../parallella_io.xdc \
|
|
]
|
|
|
|
###########################################################
|
|
# PREPARE FOR SYNTHESIS
|
|
###########################################################
|
|
set oh_synthesis_options "-verilog_define CFG_ASIC=0"
|