1
0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-17 20:02:53 +08:00
Andreas Olofsson 62305244e9 Build script fixup + gitignore
- Filtering "src" wasn't such a good idea...
- Fixing script for bitstream, bootgen doesn't overwrite existing bit stream files (thanks Xilinx, cost me an hour of anxiety!!)
2015-11-11 00:29:15 -05:00
2015-11-06 10:59:22 -05:00
2015-11-09 21:57:25 -05:00
2015-11-06 16:51:57 -05:00
2015-11-09 21:57:25 -05:00
2015-11-09 21:57:25 -05:00
2015-11-06 11:25:05 -05:00
2015-11-09 13:20:46 -05:00
2015-11-11 00:29:15 -05:00
2015-11-09 21:57:25 -05:00
2015-11-11 00:29:15 -05:00
2015-11-06 11:25:05 -05:00
2015-07-05 23:30:55 +02:00
2015-11-06 11:32:53 -05:00
2015-11-06 11:25:05 -05:00
2015-11-06 11:31:16 -05:00

=======

OH!

An Open Hardware Library for Chip and FPGA designers written in Verilog

CONTENT

Spec Description
common Common utility modules and scripts
edma DMA module
emesh Epiphany emesh related circuits
elink Epiphany point to point LVDS link
emailbox Simple mailbox with interrupt output
emmu Simple memory transaction translation unit
memory Various simple memory structures (RAM/FIFO)
xilibs Simulation modules for Xilinx primitives

LICENSE

The OH! repository source code is licensed under the MIT license unless otherwise specified. See LICENSE for full copyright terms.

CONTRIBUTING

Instructions for contributing can be found HERE.

Description
No description provided
Readme MIT 43 MiB
Languages
Verilog 81.1%
Tcl 10.7%
C 5.6%
Shell 0.8%
Python 0.6%
Other 1.2%