mirror of
https://github.com/aolofsson/oh.git
synced 2025-01-17 20:02:53 +08:00
1eb2bcea89
-Using the memory_sp macro instead... -Cleaner design -axi_elink now works!
90 lines
2.6 KiB
Verilog
90 lines
2.6 KiB
Verilog
/*
|
|
########################################################################
|
|
Generic Clock Domain Crossing Block
|
|
########################################################################
|
|
*/
|
|
|
|
module fifo_cdc (/*AUTOARG*/
|
|
// Outputs
|
|
wait_out, access_out, packet_out,
|
|
// Inputs
|
|
clk_in, reset_in, access_in, packet_in, clk_out, reset_out,
|
|
wait_in
|
|
);
|
|
|
|
parameter WIDTH = 104;
|
|
parameter DEPTH = 16;
|
|
|
|
/********************************/
|
|
/*Incoming Packet */
|
|
/********************************/
|
|
input clk_in;
|
|
input reset_in;
|
|
input access_in;
|
|
input [WIDTH-1:0] packet_in;
|
|
output wait_out;
|
|
|
|
/********************************/
|
|
/*Outgoing Packet */
|
|
/********************************/
|
|
input clk_out;
|
|
input reset_out;
|
|
output access_out;
|
|
output [WIDTH-1:0] packet_out;
|
|
input wait_in;
|
|
|
|
//Local wires
|
|
wire wr_en;
|
|
wire rd_en;
|
|
wire empty;
|
|
wire full;
|
|
wire valid;
|
|
reg access_out;
|
|
|
|
assign wr_en = access_in & ~full;
|
|
assign rd_en = ~empty & ~wait_in;
|
|
assign wait_out = full;
|
|
|
|
//Keep access high until "acknowledge"
|
|
always @ (posedge clk_out)
|
|
if(reset_out)
|
|
access_out <=1'b0;
|
|
else if(~wait_in)
|
|
access_out <=rd_en;
|
|
|
|
//Read response fifo (from master)
|
|
defparam fifo.WIDTH=104;
|
|
defparam fifo.DEPTH=16;
|
|
fifo_async fifo(.prog_full (),
|
|
.full (full),
|
|
// Outputs
|
|
.dout (packet_out[WIDTH-1:0]),
|
|
.empty (empty),
|
|
.valid (valid),
|
|
// Inputs
|
|
.wr_rst (reset_in),
|
|
.rd_rst (reset_out),
|
|
.wr_clk (clk_in),
|
|
.rd_clk (clk_out),
|
|
.wr_en (wr_en),
|
|
.din (packet_in[WIDTH-1:0]),
|
|
.rd_en (rd_en)
|
|
);
|
|
|
|
endmodule // fifo_cdc
|
|
|
|
/*
|
|
Copyright (C) 2013 Adapteva, Inc.
|
|
Contributed by Andreas Olofsson <andreas@adapteva.com>
|
|
|
|
This program is free software: you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation, either version 3 of the License, or
|
|
(at your option) any later version.This program is distributed in the hope
|
|
that it will be useful,but WITHOUT ANY WARRANTY; without even the implied
|
|
warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
GNU General Public License for more details. You should have received a copy
|
|
of the GNU General Public License along with this program (see the file
|
|
COPYING). If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|