FPGA/oh

mirror of https://github.com/aolofsson/oh.git synced 2025-01-17 20:02:53 +08:00

Go to file

Andreas Olofsson 6907d39490 Making readback work

-Simplifying logic for rx_en
-Reaback data was incorrectly pipelined (one too many)

2015-05-04 10:39:01 -04:00

common

Clocks on during reset

2015-05-03 23:21:10 -04:00

edma

Making dma quiet until implemented

2015-05-03 23:23:02 -04:00

elink

Making readback work

2015-05-04 10:39:01 -04:00

emailbox

Adding back emesh access

2015-05-04 10:36:07 -04:00

emmu

Enable 2 clock operation for EMMU

2015-05-03 23:24:27 -04:00

memory

Naming cleanup

2015-05-04 10:37:08 -04:00

xilibs

Merge branch 'master' of https://github.com/parallella/oh

2015-04-29 11:55:01 -04:00

.gitignore

Adding register access from RX

2015-04-27 23:51:00 -04:00

CONTRIBUTING.md

Basic infrastructure

2015-04-21 21:36:37 -04:00

COPYING

Basic infrastructure

2015-04-21 21:36:37 -04:00

LICENSE

Initial commit

2015-04-21 21:16:42 -04:00

README.md

Massive commit sequence coming...

2015-04-23 17:48:12 -04:00

README.md

=======

OH!

Open Hardware (Pure and Simple)

(work in progress...)

Languages

Verilog 81.1%

Tcl 10.7%

C 5.6%

Shell 0.8%

Python 0.6%

Other 1.2%