mirror of
https://github.com/aolofsson/oh.git
synced 2025-02-07 06:44:09 +08:00
18 lines
145 B
Verilog
18 lines
145 B
Verilog
|
|
module BUF (O, I);
|
|
|
|
|
|
`ifdef XIL_TIMING
|
|
|
|
parameter LOC = "UNPLACED";
|
|
|
|
`endif
|
|
|
|
output O;
|
|
input I;
|
|
|
|
buf B1 (O, I);
|
|
|
|
endmodule
|
|
|