Andreas Olofsson
5840c3e369
Fixing reset bug
- There is a register reset by out_clk reset on fifo_cdc
- This means the config path needs to us rx synched reset to be clean
2015-11-10 09:19:45 -05:00
..
2015-11-09 16:09:12 -05:00
2015-11-09 21:55:46 -05:00
2015-11-09 21:57:25 -05:00
2015-11-02 16:10:05 -05:00
2015-11-06 22:34:08 -05:00
2015-11-10 09:19:45 -05:00
2015-11-09 16:09:12 -05:00
2015-11-09 21:55:46 -05:00
2015-11-09 13:23:40 -05:00
2015-11-10 09:19:01 -05:00
2015-11-09 21:57:25 -05:00
2015-11-09 13:23:40 -05:00
2015-11-09 21:56:46 -05:00
2015-11-06 11:25:05 -05:00
2015-10-08 10:34:59 -04:00
2015-05-17 23:00:53 -04:00
2015-11-09 13:23:40 -05:00
2015-11-09 16:09:12 -05:00
2015-11-06 16:51:57 -05:00
2015-11-09 21:57:25 -05:00
2015-11-10 09:19:01 -05:00
2015-11-09 21:57:25 -05:00
2015-11-09 13:20:46 -05:00
2015-11-10 09:19:01 -05:00
2015-11-09 21:57:25 -05:00
2015-11-06 16:51:57 -05:00
2015-11-09 21:57:25 -05:00