mirror of
https://github.com/aolofsson/oh.git
synced 2025-01-17 20:02:53 +08:00
710c48b880
-changed ecfg clock default values, elink default is now the PLL clock/128 coming out of reset -should work in any implementation? -still have to implement the Xilinx specific stuff