mirror of
https://github.com/aolofsson/oh.git
synced 2025-01-17 20:02:53 +08:00
73229ff914
-adding clock bypass mode for esystx[12] -removing monitor feature on erx -remove loopback support from doc -add clock bypass mode for esysclk -shortening register names (descriptive enough) -added debug signal information -moving registers to elink -making elink version programmable (to support plug in boards) -reorganized debug signals and added stickys -added timeout for axi slave -removed embox status bit (redudant, don't poll status) -renamed EMBOX0-->EMBOXLO -moved datain interface straight to ecfg (cleanup) -changed etx arbiter priority to increase stability -created the esaxi_mux block -fixed some missing ports issues in stubs Now comes the fun part...verification... Andreas
18 lines
292 B
Batchfile
18 lines
292 B
Batchfile
dv_elink.v
|
|
../../constants/hdl/xilinx_constants.v
|
|
../../elink/hdl/elink_regmap.v
|
|
-y .
|
|
-y ../../elink/hdl
|
|
-y ../../stubs/hdl
|
|
-y ../../common/hdl
|
|
-y ../../axi/hdl
|
|
-y ../../memory/hdl
|
|
-y ../../embox/hdl
|
|
-y ../../emmu/hdl
|
|
-y ../../ecfg/hdl
|
|
-y ../../erx/hdl
|
|
-y ../../etx/hdl
|
|
-y ../../eclock/hdl
|
|
|
|
|