FPGA/oh

mirror of https://github.com/aolofsson/oh.git synced 2025-01-30 02:32:53 +08:00

Go to file

Andreas Olofsson 781121fc61 Cleanup

-setting DMA access to zero for now
-taking away wait for elink2 (messes up the access pattern)
-fixing typo in register mape ERX

2015-05-02 23:04:13 -04:00

common

Adding various helper modules

2015-05-01 17:13:21 -04:00

edma

Cleanup

2015-05-02 23:04:13 -04:00

elink

Cleanup

2015-05-02 23:04:13 -04:00

emailbox

Generalizing emailbox

2015-05-01 17:34:04 -04:00

emmu

Complete redesign of configuration register file

2015-05-01 17:58:16 -04:00

memory

Complete redesign of configuration register file

2015-05-01 17:58:16 -04:00

xilibs

Merge branch 'master' of https://github.com/parallella/oh

2015-04-29 11:55:01 -04:00

.gitignore

Adding register access from RX

2015-04-27 23:51:00 -04:00

CONTRIBUTING.md

Basic infrastructure

2015-04-21 21:36:37 -04:00

COPYING

Basic infrastructure

2015-04-21 21:36:37 -04:00

LICENSE

Initial commit

2015-04-21 21:16:42 -04:00

README.md

Massive commit sequence coming...

2015-04-23 17:48:12 -04:00

README.md

=======

OH!

Open Hardware (Pure and Simple)

(work in progress...)

Languages

Verilog 81.1%

Tcl 10.7%

C 5.6%

Shell 0.8%

Python 0.6%

Other 1.2%