1
0
mirror of https://github.com/aolofsson/oh.git synced 2025-02-07 06:44:09 +08:00
oh/asiclib/hdl/asic_or4.v
aolofsson 289024fd89 Flattening directory tree (again)
- Creating an arbitrary 'src' directory really doesn't help much...
- Goal is to make each folder self contained
- Make meta repos and individual repos have the same directory structure
2022-06-21 14:48:48 -04:00

18 lines
568 B
Verilog

//#############################################################################
//# Function: 4 Input Or Gate #
//# Copyright: OH Project Authors. All rights Reserved. #
//# License: MIT (see LICENSE file in OH repository) #
//#############################################################################
module asic_or4 #(parameter PROP = "DEFAULT") (
input a,
input b,
input c,
input d,
output z
);
assign z = a | b | c | d;
endmodule