FPGA/oh
1
0
Fork 0
mirror of https://github.com/aolofsson/oh.git synced 2025-01-17 20:02:53 +08:00
Code Issues Projects Releases Wiki Activity
oh/memory/hdl
History
Andreas Olofsson 7bc3b662ab Added profull HACK to async_fifo 
-this module needs rework
-needs to have same capabilities as standard FPGA async fifos
-remove this later
2015-04-17 15:49:58 -04:00
..
fifo_async_emesh.v
Added profull HACK to async_fifo
2015-04-17 15:49:58 -04:00
fifo_async.v
Added profull HACK to async_fifo
2015-04-17 15:49:58 -04:00
fifo_empty_block.v
Fixing startup issues in transmit path:
2015-04-15 16:33:20 -04:00
fifo_full_block.v
Added profull HACK to async_fifo
2015-04-17 15:49:58 -04:00
fifo_mem.v
Continued work to create clean design:
2015-04-15 11:54:43 -04:00
fifo_sync.v
Verilator lint cleanup
2015-04-14 14:00:23 -04:00
memory_dp.v
Adding platform agnostic dual ported memory and async fifo
2015-04-14 23:56:00 -04:00
memory_sp.v
Reorganizing structure to be IP centric
2014-11-05 14:31:05 -05:00